cxl enable-region <region> [<options>]
A CXL region is composed of one or more slices of CXL memdevs, with configurable interleave settings - both the number of interleave ways, and the interleave granularity.
# cxl enable-region all enabled 2 regions
- -b, --bus=
Restrict the operation to the specified bus.
- -d, --decoder=
The root decoder to limit the operation to. Only regions that are children of the specified decoder will be acted upon.
Turn on additional debug messages including library debug.
Copyright © 2016 - 2022, Intel Corporation. License GPLv2: GNU GPL version 2 http://gnu.org/licenses/gpl.html. This is free software: you are free to change and redistribute it. There is NO WARRANTY, to the extent permitted by law.